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Abstract— The field of flexible electronics is rapidly
evolving. The ultrathin chips are being used to address
the high-performance requirements of many applications.
However, simulation and prediction of changes in response
of device/circuit due to bending induced stress remains a
challenge as of lack of suitable compact models. This makes
circuit designing for bendable electronics a difficult task.
This paper presents advances in this direction, through
compressive and tensile stress studies on transistors and
simple circuits such as inverters with different channel
lengths and orientations of transistors on ultrathin chips.
Different designs of devices and circuits in a standardCMOS
0.18-µm technology were fabricated in two separated chips.
The two fabricated chips were thinned down to 20 µm using
standard dicing-before-grinding technique steps followed
by post-CMOS processing to obtain sufficient bendability
(20-mm bending radius, or 0.05% nominal strain). Electrical
characterization was performed by packaging the thinned
chip on a flexible substrate. Experimental results show
change of carrier mobilities in respective transistors, and
switching threshold voltage of the inverters during different
bending conditions (maximum percentage change of 2% for
compressive and 4% for tensile stress). To simulate these
changes, a compact model, which is a combination of math-
ematical equations and extracted parameters from BSIM4,
has been developed in Verilog-A and compiled into Cadence
Virtuoso environment. The proposed model predicts the
mobility variations and threshold voltage in compressive
and tensile bending stress conditions and orientations, and
shows an agreement with the experimental measurements
(1% for compressive and 0.6% for tensile stress mismatch).
Index Terms— CAD, CMOS, device modeling, flexible
electronics, thinning-down techniques, ultrathin silicon.
I. INTRODUCTION
M ICROELECTRONICS has revolutionized our livesthrough fast communication and computing. Currently,
the field is dominated by the silicon-based CMOS
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electronics technology. The advances in CMOS electronics
have been achieved mainly through high-performance and
ultralarge-scale integration enabled by miniaturization [1].
The bendability or conformability is nowadays adding a new
dimension to the electronics research. A range of alternative
materials such as paper, plastic, or organic semiconductor are
being explored for this purpose [2]–[6] as the brittle nature
of Si precludes its use in flexible electronics. These new
directions are reshaping electronics industry by enabling new
solutions for emerging applications such as wearable systems,
electronic skin, flexible displays, and Internet of things (IoT),
and so on [7]–[10].
Bendability itself is not enough as many of these emerg-
ing applications require high performances to meet the fast
communication and computation requirements. For example,
the communication stack in IoT will be required to han-
dle data in frequency bands up to ultrahigh frequencies
(0.3–3 GHz) [11]. Similarly, the drive electronics in fully
flexible or rollable displays require high current [12]. Achiev-
ing such performances, at par with conventional CMOS
ICs, appears difficult with devices from materials such as
organic semiconductors. As an example, recently reported
organic semiconductor-based bendable microprocessor having
4000-transistor and 8-bit logic circuit operates at a clock
frequency below 10 Hz [13]. This is four orders of magni-
tude (100 kHz) lower than Intel 4004 introduced in 1971. This
modest performance is owing to the low inherent charge carrier
mobility (∼1 cm2/V·s (maximum reported ∼43 cm2/V·s [14])
cf. ∼1000 cm2/V·s for single crystal Si) and the poor res-
olution of printing technologies typically used to fabricate
the devices from organic semiconductors [15]. For these
reasons, silicon and other high-mobility materials have caught
the attention again and alternative ways of using them for
flexible electronics, for example in new forms ranging from
nanowires (NW) to ultrathin chips (UTCs) and so on are being
explored [16]–[20].
One of the challenges for silicon-based flexible electron-
ics (in fact for flexible electronics in general) is that the device
response changes constructively of destructively as a result of
bending induced stresses [21]–[23]. Mechanical stresses, either
internally generated or externally applied, affect the carrier
mobility, threshold voltage and so on and change the flat-
band voltage (VFB) and the surface potential (S) [24]. For
electronics design and to predict the response of circuits under
different bending states it is important to understand these vari-
ations and present improved device models for future computer
aided design (CAD) tools. The development of predictive,
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TABLE I
COMPARISON OF SOME OF THE STATE-OF-THE-ART ULTRATHIN SILICON CIRCUITS UNDER STRESS
Fig. 1. Illustration of ultrathin chips on flexible substrate under uniaxial
tensile and compressive bending stress.
and accurate, models for flexible devices, and their compati-
bility with CAD tools will be a step change in bendable ICs.
A few studies reported over last few years have theoretically
analyzed some of the internal (e.g., process induces stresses,
as in strained silicon) [25], [26], and external (e.g., uniaxial
and biaxial bending) stresses and have presented models of
devices [27]–[29]. In our previous work, we also reported the
compact model of nMOS, its coding in Verilog-A and com-
pilation in Cadence environment [30]. The model predicts the
mobility and threshold-voltage variations under compressive
and tensile bending stress (Fig. 1). However, as in conventional
electronics this may change with device size. Furthermore,
at circuit level the output may be different. For example,
some of the transistors in a circuit may experience increase
in mobility and others may have reduced mobility (depending
on the type of stresses they experience) and the overall effect
could be the cancellation of bending induced variations in the
response. With this background, this paper presents advances
in modeling and simulation of nMOS and pMOS transistors
with different channel lengths and orientations and simple
circuits such as inverters.
This paper is organized as follows: a brief state-of-the-art of
the recently reported bendable devices and circuits, including
strained silicon-based devices is presented in Section II. The
description related to the layout design, process followed for
ultrathin chip, and the characterization of bendable devices
and circuits is given in Section III. A detailed discussion of
the analytical model of the bendable n- and p-MOSFET as well
as bendable inverter, along with model validation is presented
in Section IV. Finally, the key outcomes are summarized
in Section V.
II. STATE-OF-THE-ART
The fabrication and performance of the bendable silicon-
based circuits along with their constitutive nMOS and pMOS
response undergoing uniaxial and biaxial stress has been
widely investigated in the past [21]–[23], [31]–[33]. Other
techniques have also been explored with devices and circuits
made from transferrable silicon nanomembranes or thin-film
amorphous silicon [34], [35]. Some of the reported simple
CMOS circuits on ultrathin silicon, including this paper, are
summarized in Table I. Device level characterization comple-
mented with theoretical modeling of bendable devices offers
a great opportunity in the field of device modeling and simu-
lation using CAD tools. However, despite the growing interest
in the field of theoretical modeling of internally generated
stresses, there are few papers on the effects of externally
applied stresses, and the development of theoretical models
for mechanically bendable silicon devices.
Stress engineering remains an important method to improve
CMOS performance. Although, stress engineering has been
extensively used in fabrication to enhance performance,
the physical mechanisms behind change in carrier mobil-
ity (μe/μp) is yet to be fully understood. Starting with
strained-induced changes in effective mass of carriers, a quan-
titative evaluation of stress-induced split of conduction band
edge and experimental demonstration of changes in effective
mass has been presented in [36]. There have been reports
of analytical models defining the effect of stress on elec-
tronic transport of devices. The relation between normalized
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variation in mobility as a function of stress, device orien-
tation, and piezoresistive coefficient has been presented by
Bradley et al. [37]. In another study, Dhar et al. [38] presented
an electron mobility model of the strain effects resulting in
variations in both effective mass and valley degeneration.
Similar studies have been reported for the theoretical modeling
of holes’ mobility under variable stress [39]–[41]. Among
them, Wang et al. [41] studied the energy-momentum curve
to include arbitrary stress capabilities, and developed a model
for quantum anisotropic transport of holes. Due to splitting
of bands into subbands upon experiencing stress, the thresh-
old voltage also experience shift from its unstressed value.
Additionally, Lim et al. [42] compared the shift in
the threshold voltage due to uniaxial and biaxial tensile
stress.
As important as internally generated stresses are, which
have been exploited to enhance the performance of silicon
devices, studying the effect of externally applied bending
stresses is also essential. However, there have been few works
reported in this area, which have been also implemented
using BSIM, PSP, and son on models. For example, Khagzar
and Lueder [43] presented a static and dynamic model for
amorphous silicon thin-film transistors implemented in SPICE.
An exponential distribution of the deep and tail states in
the energy gap has been used by taking also into account
parasitic effects. A different way to perform simulations
of bulk MOSFETs under uniaxial mechanical stress using
BSIM3 stress-dependent parameters is presented in [27]. This
paper extended and verified by ultrathin Si-chips experimental
results in [28]. Mijalkovic´ [44] focused on the impact of
different material properties on electrical characteristics and
proposed a model, which considers the change of valence
and conduction band edge energies during externally applied
strain as an effective change in the semiconductor material.
In another study, Alius et al. [45] included the effects of self-
heating and stress in Verilog-A in order to enhance the library
with the standard MOS model parameters (PSP 103.1) for
IMS 0.5 μm CMOS. They modified the low- and high-field
mobility, and threshold-voltage equations in order to include
the contributions of bending and stress orientation versus the
crystal orientation of the wafer.
Using the effective mobility and threshold-voltage para-
meters in the BSIM4 model, we have further extended the
state-of-the-art and have developed the compact model in
Verilog-A. The model is compatible with advanced standard
CMOS technologies in Cadence Virtuoso. The proposed model
predicts the mobility variations and threshold voltage in com-
pressive and tensile bending stress conditions and orientations.
Here, the model implemented for both the nMOS and pMOS
devices using parameters extracted (e.g., oxide thickness,
channel length modulation, saturation current, forward bias
capacitance factor, and so on) from a standard CMOS 0.18
μm technology. Compiling the model during the schematic
circuit simulation assists analog and digital designers to carry
out circuit simulation under different bending stresses and
orientation conditions. A detailed description of these models
is presented in Section IV.
III. LAYOUT, FABRICATION, AND CHARACTERIZATION
To demonstrate the validity of the proposed models,
we designed two chips in a standard 0.18 μm CMOS technol-
ogy. The chips fabricated in an external foundry were thinned
down to ∼20 μm using well-established grinding technique.
The thinned chips were then integrated on flexible printed
circuit boards (PCB) for further study involving characteri-
zation and comparison of simulation and experimental results
as given in following sections.
A. Layout
In this paper, we have designed two chips for a wider
analysis of chips under bending conditions. The first design
includes nMOS and pMOS transistors with fixed channel
width, but two different channel lengths (0.18 and 0.35 μm).
Furthermore, these devices were designed to be fabricated
along two different crystal axis i.e., 0° and 90° with respect
to the wafer crystal orientation, to study the variations in
carriers’ mobility and threshold voltage and to include more
sources of variations in our model. Channel width of nMOS
and pMOS transistors are 4 and 8 μm, respectively, and the
chip area is 0.9 mm × 0.8 mm. We have also designed a
second chip to further advance our study of bendable compact
device models toward their use in circuit simulation. This
0.9 mm × 0.788 mm size chip, shown in Fig. 2(c), includes
inverter logic gates with different sizes and orientations.
B. Fabrication
The two chips discussed above were fabricated in a standard
0.18 μm CMOS technology in an external foundry using
p-type wafers. The microphotograph of fabricated chips is
shown in Fig. 2(a) and (b). As the thickness of chips after
fabrication was about 480 μm, it is not possible to bend these
chips. The bendability can be achieved by thinning down the
bulk silicon from 500 μm to the ultrathin regime (<50 μm).
The reduction in thickness can be achieved either by physically
knocking off the material by grinding or by using chemically
etching [18]. The thinning processes can be classified into
chemical thinning [46], physical thinning [47], or physico-
chemical thinning [48]. Among these, the physical thinning
gives faster material removal rate and provides smooth thin
silicon after stress relieving step. In particular, back grinding
using abrasive particles and embedded grinders is widely used
and established technique. To ensure maximum yield percent-
age, dicing before grinding (DBG) [47] has been used in this
paper. The silicon die was partially diced by Half-Cut dicing
tool along the dicing line, as shown in Fig. 2(d). Afterward,
the front side of the precut die was placed on a back-grind
protective tape, while the backside was grinded slowly with
coarse and fine grinding. The chips separated automatically
when the grinding level reached the dicing depth. In total ten
fabricated chips were thinned down to 20-μm thickness. Five
of these chips include differently sized and oriented nMOS and
pMOS transistors, and five chips include inverter logic gates,
as discussed in Section III-B. Following this step, the thinned
chip was packaged over 120-μm polyimide-based flexible
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Fig. 2. Microphotograph of fabricated chips. (a) nMOS and pMOS transistors in different orientations. (b) Inverter logic gates. (c) Top view of the
fabricated inverters using optical microscope (100 times). (d) Illustration of thinning process using DBG postprocessing technique. (e) AFM and
break (f) microscopic images of backside thinned chip using DBG.
Fig. 3. (a) 3-D printed structures, (b) thin-chip on flexible PCB, and
experimental setup for (c) tensile and (d) compressive mechanical
bending stress.
PCB using ball to wedge wire bonding technique. The AFM
and microscopic images of backside thinned chip are shown
in Fig. 2(e) and (f), respectively.
C. Characterization and Experimental Results
The mechanical characterization of ultrathin Si dies is
usually carried out using a three-point or four-point-bending
setup [49], [50]. In this paper, due to the small size of the
die we have used high-quality 3-D printed structures for com-
pressive (downward direction) and tensile (upward direction)
bending stress, as shown in Fig. 3(a). These structures have
radii of curvature 20 and 40 mm. The nominal strain at the
active area of the chip when is bent at these bending radii can
be calculated using the following equation:
ε = d
2R
· 100% (1)
where ε is the strain applied to the active area of the chip, d is
the thickness of the sample, and R is the radius of bending.
Using (1), the percentage nominal strain on the surface of the
chip was found to be 0.05% and 0.025% for 20 and 40 mm,
respectively.
After packaging of thinned chips, the flexible PCBs were
mounted on the 3-D printed structures, as is shown in
Fig. 3(b)–(d). Using these structures, we evaluated the effects
of bending on the transistors’ mobility and threshold voltage.
The output (ID–VD) and transfer (ID–VG) characteristics
of 0.18-μm nMOS and pMOS in both channel orientation
(0° and 90°) were measured at supply voltage VDD = 1.8 V.
In this paper, we have determined threshold voltage (VTh)
using the extrapolation in linear region method [51] from the
ID-VGS characteristic at low VDS. The charge carrier mobility
of MOSFET devices were theoretically calculated using the
output characteristic (ID–VD) in the early saturation region.
In this region, ID is given by [52]
ID = μCox2
W
L
(VGS − VTh)2 (2)
where Cox is the oxide capacitance. For nMOS devices with
0.18- and 0.35-μm gate length Cox values are ranging from
5.18–5.72 fF/μm2 with typical value of 5.45 fF/μm2. For
pMOS devices with 0.18- and 0.35-μm gate length Cox values
are ranging from 9.43 to 10.21 fF/μm2 with typical value
of 9.82 fF/μm2. The threshold voltage for planar devices
with channel length of 0.35 μm was found to be 0.41 V
for nMOS and −0.79 V for pMOS. For devices with channel
length of 0.18 μm, the threshold voltage was found to be
0.6 V for nMOS and −0.5V for pMOS. The drain-current (ID)
depends both on the carrier’s mobility (μ) and the threshold
voltage (VTh), and as reported by Lim et al. [42] shift in
threshold voltage is observed upon experiencing strain. During
characterization of devices with 0.35-μm channel length,
we measured a change of ∼30 mV in threshold voltage as
a result of bending.
The changes in charge carriers’ mobility during com-
pression and tension are given in Table II. The observed
trend in Table II is in agreement with previously reported
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Fig. 4. Measured (symbols) and simulated (lines) transfer and output characteristic curves of nMOS and pMOS transistors in linear scale under planar,
tensile, and compressive bending conditions. nMOS 0.18-µm transistor. (a) Output characteristic (ID–VD). (b) Transfer characteristics (ID–VG ).
pMOS 0.18-µm transistor. (c) Output characteristic (ID–VD). (d) Transfer characteristics (ID–VG ). nMOS 0.35-µm transistor. (e) Output characteristic(ID–VD). (f) Transfer characteristics (ID–VG ). pMOS 0.35-µm transistor. (g) Output characteristic (ID–VD). (h) Transfer characteristics (ID–VG ).
TABLE II
CARRIERS’ MOBILITIES UNDER DIFFERENT BENDING STRESSES
studies dealing with mobility change in strained condi-
tions [21], [32], [53]. No measurable change was observed
due to channel orientation. These results and the simulation
results obtained using the proposed model under the same
bending and orientation conditions are in agreement, as shown
in Fig. 4(a)–(h).
The characteristics and performance of two inverters with
the channel lengths of nMOS and pMOS of 0.18 and 0.35 μm
in the same orientations were evaluated. Fig. 5(a)–(c) shows
the switching behavior of inverter under planar, compressive,
and tensile stress. We also analyzed the dc characteristic of
the circuit in order to obtain the voltage transfer curve (VTC).
A dc voltage sweep was applied to the input while keep-
ing VDD constant at 1.8 V and VSS at 0 V. The midpoint
voltage (VM) was obtained from VTC at the point, where
Vin = Vout. The obtained values of VM , and small signal
voltage gain (Av) for the inverter with devices with channel
length of 0.18 μm (Inverter 0.18 μm), and with device with
channel length of 0.35 μm (Inverter 0.35 μm) are summarized
in Table III. The relatively small change (<2.8%) in Av
confirms that the inverters presented in this paper can be
used for applications requiring bendable logic circuits. During
measurements, it was observed that channel orientation did not
have significant effect on dc and ac response of the inverters.
Finally, the input-high (VIH) and input-low (VIL) voltages
Fig. 5. Measurement results of inverter performance in (a) planar
state, under (b) 40-mm (0.025%) tension and (b) 40-mm (0.025%)
compression.
were calculated using following equations, and their values
are given in Table III:
VIH = VM + VDD2Av (3)
VIL = VM − VD D2Av . (4)
It can be seen that the range between VIH and VIL is short in
both compressive and tensile bending. This confirms that the
inverters have high noise margin without compromising the
performance.
IV. MODELING, SIMULATION, AND MODEL VALIDATION
Compact modeling aims to develop a numerically efficient
representation of the device behavior under different modes
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TABLE III
VALUES OF SWITCHING THRESHOLD, INPUT-HIGH, AND
INPUT-LOW VOLTAGE OF THE TWO INVERTERS
of operation. With flexible electronics, the compact device
models should also include the effects of mechanical bending
stress. Stress effects are not a new concept in compact model-
ing as the substrate-induced strain that has been exploited to
improve device performances. Example includes Si/Si–Ge het-
erostructures, which create compressive biaxial tensile stress
in the order of 700 MPa in the whole wafer substrate [54].
Likewise, layout-dependent stresses, like shallow trench iso-
lation (STI) stress, can exert more than 750-MPa compressive
stress in the vicinity area changing the charge carrier mobility
of devices through the band structure modification, and thus
alter the threshold voltage (Vth) depending the variation of the
doping profile [55]. Existing MOS compact models typically
consider such process and layout-induced stresses, but they do
not consider the stress effects in flexible electronics in terms
of bending radius or bending axis.
Externally applied stresses have a different impact on
the effective carriers’ mobility, and the threshold voltage
with respect to other internally generated stresses discussed
previously. The critical stress, at which most thin chips
with thickness less than 20 μm break has been identified
to be approximately 300 MPa [28]. The resistivity of sil-
icon changes when it experiences stress, and the effect is
termed as piezoresistive effect [56]. The mobility of carriers
is also influenced by the crystal structure of material and
the orientation of device channel [57]. In planar condition,
the ellipsoidal shape of the six degenerated valleys of the
conduction band structure of crystalline Si along [001], [010],
and [100] crystal directions has two different curvatures and
thus two effective masses [58]: longitudinal, ml = 0.97m0,
and transversal, mt = 0.19m0, where m0 is the free elec-
tron rest mass. The total effective mass can be written as,
m∗ = [(1/6)((2/ml) + (4/mt ))]−1 = 0.26 · m0. As uniax-
ial or biaxial stress increases, electrons repopulate into the
conduction subbands influencing the effective mass, m∗, and
the momentum relaxation time, τ . Since the mobility of carrier
is inversely proportional to its effective mass and popularly
written as, μ = (|v|/| E |) = (q · τ )/(m0 · m∗), any change in
effective mass changes the mobility and thus the resistivity.
Along with mobility, the threshold voltage of MOSFETs also
changes because of stress and eventually the drain current
changes.
To understand and predict the behavior of bendable devices,
it is essential to derive analytical equations describing their
performance. Based on theoretical concepts described in
Sections II and IV, the experimental results, and the use
of mobility and threshold-voltage parameters from BSIM4,
the modified drain-current, and threshold-voltage mathemati-
cal equations of MOSFETs under different bending conditions
are [30], [45]
ID(stress) = ID0(1 ± ID · σID ) (5)
Vth(stress) = Vth0(1 ± Vth · σVth) (6)
where ID0 , Vth0 , ID(stress), and Vth(stress) are the drain current
and threshold voltage of the transistor under planar condi-
tion and the effective drain current and threshold voltage
of the transistor under bending conditions, respectively. The
piezoresistive coefficients proportional to the drain-current and
threshold voltage, denoted as ID and Vth can be written as
a function of channel orientation (θ) as
ID = 1 − 2 × πID · sin(θ) (7)
Vth = 1 − 2 × πVth · sin(θ) (8)
where πID and πVth are the contributions of the stress ori-
entation versus the crystal orientation of the wafers. The
proportional bending stress to drain-current and threshold
voltage, are denoted as σID and σVth , respectively. They can
be written as a function of Young modulus (E), thickness
of chip (h), radius of bending (R), and geometry variation
factor (G), according to the following equations:
σID = E ·
h
2R
· 	GID0
(
1 + 	GID
GID
)
(9)
σVth = E ·
h
2R
· 	GVth0
(
1 + 	GVth
GVth
)
. (10)
The extracted parameters and the above equations are imple-
mented in Verilog-A to enable circuit simulation as in standard
ASIC design process. Recently, we demonstrated the applica-
bility of (3) and (4) in Verilog-A and compiled in the Cadence
environment to model the behavior of n-MOSFET [30].
Further extending that study, the compact model here takes
in to account the I–V characteristics of p-MOSFETs, which
allows to simulate complementary digital gate circuits such as
inverter. To validate our models, we compared the experimen-
tal data with the simulation results, as shown in Fig. 4(a)–(h).
To further advance this paper, both n- and p-MOSFETs with
different or same channel orientation were used to model the
behavior of inverters at different radii of bending curvature.
Among the major logic gates, inverter is the most basic and
widely studied circuit due to its low-power consumption, and
relatively high speed. The externally applied bending stress
causes changes of the switching behavior by shifting the mid-
point voltage (VM ) of inverters, as is shown in Fig. 6(a)–(d).
As discussed in Section III-C, the experimental value of
midpoint voltage (VM) for planar Inverter 0.18 μm and
Inverter 0.35 μm was found 1 V, while the simulated values
of VM were 1.005 V and 1.01 V, respectively. The maximum
experimental percentage differences of VM during compressive
and tensile stress were 2% and 4%, respectively, while the
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Fig. 6. Experimental and simulation data of voltage transfer curve
of inverter with 0.18-µm channel length under (a) planar (black)/
tension 40 mm (0.025%) (red)/tension 20 mm (0.05%) (blue) and
(b) planar (black)/compression 40 mm (0.025%) (red)/compression
20 mm (0.05%) (blue). Experimental and simulation results of inverter
with 0.35-µm channel length under (c) planar (black)/tension 40 mm
(0.025%) (red)/tension 20 mm (0.05%) (blue) and (b) planar (black)/
compression 40 mm (0.025%) (red)/compression 20 mm (0.05%) (blue).
Fig. 7. Voltage transfer curve of flexible inverter at different bending
(a) downward (tensile) and (b) upward (compressive) radii [21]. Simula-
tion results based on the proposed compact model of inverter at different
(c) downward and (d) upward radii corresponding to the characterizations
shown in (a) and (b).
maximum percentage differences of VM obtained from the
simulations during compressive and tensile stress were found
1% and 3.4%, respectively.
To further validate our compact model, the simulated data
have also been compared with other studies on flexible
logic gates reported in literature. Fig. 7(a) and (b) show the
experimental voltage transfer curve reported in [21], and the
Fig. 7(c) and (d) show the simulated data using our models.
In order to simulate the VTC of the inverter under different
strained conditions, we extracted the parameters of nMOS
and pMOS, such as channel width and length, threshold
voltage, and mobility from [21] and we implemented them
in our proposed models for nMOS and pMOS in Verilog-A.
Following that, we designed and simulated an inverting circuit
in Cadence Virtuoso environment with the same operating
voltage as in [21] using the modeled nMOS and pMOS tran-
sistors. In this paper, the reported midpoint voltage (VM ) for
planar, downward (tensile), and upward (compressive) bending
conditions was 0.40293 V, 0.39501 V, and 0.40539–0.40698 V,
respectively. Our model validates the reported behavior of the
inverter by showing similar VM values, i.e., 0.4 V for planar,
and similar decreases and increases in VM for tensile and
compressive bending stresses.
V. CONCLUSION AND OUTLOOK
With growing interest in flexible electronics, the need for
device modeling and improved CAD tools has been felt.
However, the area has been scarcely researched. The work
presented in this paper will fill the gap with the improved
models to predict the behavior of devices on bendable sub-
strates. To capture many sources of variations and complexity
the ultrathin chips developed with different channel length
(L = 0.18 μm, 0.35 μm) and orientation (θ = 0°, 90°)
have been used. With bending, the change in mobility and
shift in the threshold voltage has been observed. To simulate
this change, a compact and Cadence-friendly model has been
developed. The model itself is a combination of mathematical
equations, and extracted parameters from the BSIM4, written
in Verilog-A. The maximum observed percentage difference
in drain-current during bending for nMOS was found ∼5.9%,
while the percentage difference of simulated results was 4.4%.
For pMOS it was found ∼2.4%, while the simulated difference
was 2.17%. In the case of inverter, a maximum percentage
difference of 2% for compressive and 4% for tensile stress
was observed for the experimental midpoint voltage (VM).
The simulated results of VM showed a close matching with
percentage difference of 1% and 3.4%, respectively. Overall,
this paper advances the state-of-the-art in the bendable silicon
technology, by presenting high-performance devices and cir-
cuits with reliable functioning complemented with a compact
model, which can simulate their response.
Future work will involve thinning down the chips with
more complex circuits and integrating with sensors in a
bendable ultrathin chip and further validate the proposed
compact model. This provides the possibility of integration
of ultrathin chips with sensors and readout circuits on a
polymeric substrate, which could find an attractive application
in electronic skin and flexible electronics.
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